




## Connection Diagram



LLP-24 (Top View)  
 $\theta_{JA}=37^{\circ}\text{C/W}$

20126304

## Ordering Information

Order Number	Spec.	Package Type	NSC Package Drawing	Supplied As
LM3311SQ		LLP-24	SQA24A	1000 units/reel tape and reel
LM3311SQX		LLP-24	SQA24A	4500 units/reel tape and reel
LM3311SQ	NOPB	LLP-24	SQA24A	1000 units/reel tape and reel
LM3311SQX	NOPB	LLP-24	SQA24A	4500 units/reel tape and reel
LM3311SQ-HIOP		LLP-24	SQA24A	1000 units/reel tape and reel
LM3311SQX-HIOP		LLP-24	SQA24A	4500 units/reel tape and reel
LM3311SQ-HIOP	NOPB	LLP-24	SQA24A	1000 units/reel tape and reel
LM3311SQX-HIOP	NOPB	LLP-24	SQA24A	4500 units/reel tape and reel


## Pin Descriptions

Pin	Name	Function
1	NC	Not internally connected.
2	VGHM	Output of GPM circuit. This output directly drives the supply for the gate driver circuits.
3	VFLK	Determines when the TFT LCD is on or off. This is controlled by the timing controller in the LCD module.
4	VDPM	VDPM pin is the enable signal for the GPM block. Pulling this pin high enables the GPM while pulling this pin low disables it. VDPM is used for timing sequence control.
5	$V_{DD}$	Reference input for gate pulse modulation (GPM) circuit. The voltage at $V_{DD}$ is used to set the lower VGHM voltage. If the GPM function is not used connect $V_{DD}$ to $V_{IN}$ .
6	$AV_{IN}$	Op-Amp analog power input.
7	OUT	Output of the Op-Amp.

Pin	Name	Function
8	NEG	Negative input terminal of the Op-Amp.
9	POS	Positive input terminal of the Op-Amp.
10	AGND	Analog ground for the step-up regulator, LDO, and Op-Amp. Connect directly to DAP and PGND beneath the device.
11	ADJ	LDO output voltage feedback input.
12	V <sub>OUT</sub>	LDO regulator output.
13	LV <sub>IN</sub>	LDO power input.
14	SS	Boost converter soft start pin.
15	V <sub>C</sub>	Boost compensation network connection. Connected to the output of the voltage error amplifier.
16	FREQ	Switching frequency select input. Connect this pin to V <sub>IN</sub> for 1.28MHz operation and AGND for 660kHz operation.
17	V <sub>IN</sub>	Boost converter and GPM power input.
18	SW	Boost power switch input. Switch connected between SW pin and PGND pin.
19	SHDN	Shutdown pin. Active low, pulling this pin low will disable the LM3311.
20	FB	Boost output voltage feedback input.
21	PGND	Power Ground. Source connection of the step-up regulator NMOS switch and ground for the GPM circuit. Connect AGND and PGND directly to the DAP beneath the device.
22	CE	Connect capacitor from this pin to AGND.
23	RE	Connect a resistor between RE and PGND.
24	VGH	GPM power supply input. VGH range is 5V to 30V.
DAP		Die Attach Pad. Internally connected to GND. Connect AGND and PGND pins directly to this pad beneath the device.

## Block Diagrams


### Boost Converter



20126357




**LDO**



20126359

**Op-Amp**



20126360

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

$V_{IN}$	7.5V
SW Voltage	21V
FB Voltage	$V_{IN}$
$V_C$ Voltage (Note 2)	$1.265V \pm 0.3V$
SHDN Voltage	7.5V
FREQ	$V_{IN}$
$AV_{IN}$	14.5V
Amplifier Inputs/Output	Rail-to-Rail
$LV_{IN}$	7.5V
ADJ Voltage	$LV_{IN}$
$V_{OUT}$	$LV_{IN}$
VGH Voltage	31V
VGHM Voltage	VGH
VFLK, VDPM, $V_{DD}$ Voltage	7.5V
CE Voltage (Note 2)	$1.265 + 0.3V$

RE Voltage	VGH
Maximum Junction Temperature	150°C
Power Dissipation (Note 3)	Internally Limited
Lead Temperature	300°C
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C
ESD Susceptibility (Note 4)	
Human Body Model	2kV

## Operating Conditions

Operating Junction Temperature Range (Note 5)	-40°C to +125°C
Storage Temperature	-65°C to +150°C
Supply Voltage	2.5V to 7V
Maximum SW Voltage	20V
VGH Voltage Range	5V to 30V
Op-Amp Supply, $AV_{IN}$	4V to 14V
LDO Supply, $LV_{IN}$	2.5V to 7V

## Electrical Characteristics

Specifications in standard type face are for  $T_J = 25^\circ\text{C}$  and those with **boldface type** apply over the full **Operating Temperature Range** ( $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ). Unless otherwise specified,  $V_{IN} = LV_{IN} = 2.5V$  and  $I_L = 0A$ .

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 6)	Max (Note 5)	Units	
$I_Q$	Quiescent Current	FB = 2V (Not Switching)		690	<b>1100</b>	$\mu\text{A}$	
		$V_{SHDN} = 0V$		0.04	0.5 <b>8.5</b>		
		660kHz Switching			2.1	<b>2.8</b>	mA
		1.28MHz Switching			3.1	<b>4.0</b>	
$V_{FB}$	Feedback Voltage		<b>1.231</b>	1.263	<b>1.287</b>	V	
$\%V_{FB}/\Delta V_{IN}$	Feedback Voltage Line Regulation	$2.5V \leq V_{IN} \leq 7V$	<b>-0.26</b>	0.089	<b>0.42</b>	$\%/V$	
$I_{CL}$	Switch Current Limit (Note 7)	(Note 8)	<b>2.0</b>	2.6		A	
$I_B$	FB Pin Bias Current (Note 9)			27	<b>160</b>	nA	
$I_{SS}$	SS Pin Current		<b>8.5</b>	11	<b>13.5</b>	$\mu\text{A}$	
$V_{SS}$	SS Pin Voltage		<b>1.20</b>	1.24	<b>1.28</b>	V	
$V_{IN}$	Input Voltage Range		<b>2.5</b>		<b>7</b>	V	
$g_m$	Error Amp Transconductance	$\Delta I = 5\mu\text{A}$	<b>26</b>	74	<b>133</b>	$\mu\text{mho}$	
$A_V$	Error Amp Voltage Gain			69		V/V	
$D_{MAX}$	Maximum Duty Cycle	$f_S = 660\text{kHz}$	<b>80</b>	91		%	
		$f_S = 1.28\text{MHz}$	<b>80</b>	89			
$f_S$	Switching Frequency	FREQ = Ground	<b>440</b>	660	<b>760</b>	kHz	
		FREQ = $V_{IN}$	<b>1.0</b>	1.28	<b>1.5</b>	MHz	
$I_{SHDN}$	Shutdown Pin Current	$V_{SHDN} = 2.5V$		8	<b>13.5</b>	$\mu\text{A}$	
		$V_{SHDN} = 0.3V$		1	<b>2</b>		
$I_L$	Switch Leakage Current	$V_{SW} = 20V$		0.03	<b>5</b>	$\mu\text{A}$	
$R_{DSON}$	Switch $R_{DSON}$	$I_{SW} = 500\text{mA}$		0.18	<b>0.35</b>	$\Omega$	
$Th_{SHDN}$	SHDN Threshold	Output High, $V_{IN} = 2.5V$ to $7V$	<b>1.4</b>			V	
		Output Low, $V_{IN} = 2.5V$ to $7V$			<b>0.4</b>		

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 6)	Max (Note 5)	Units
UVP	Undervoltage Protection Threshold	On Threshold (Switch On)	<b>2.5</b>	2.4		V
		Off Threshold (Switch Off)		2.3	<b>2.1</b>	
I <sub>FREQ</sub>	FREQ Pin Current	FREQ = V <sub>IN</sub> = 2.5V		2.7	<b>13.5</b>	μA

## Electrical Characteristics

Specifications in standard type face are for T<sub>J</sub> = 25°C and those with **boldface type** apply over the full **Operating Temperature Range** (T<sub>J</sub> = -40°C to +125°C). Unless otherwise specified V<sub>IN</sub> = LV<sub>IN</sub> = 2.5V and AV<sub>IN</sub> = 8V.

### Operational Amplifier

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 6)	Max (Note 5)	Units
V <sub>OS</sub>	Input Offset Voltage	Buffer configuration, V <sub>O</sub> = AV <sub>IN</sub> /2, no load		5.7	<b>15</b>	mV
		Buffer configuration, V <sub>O</sub> = AV <sub>IN</sub> /2, no load (HIOP version)		5.7	<b>16</b>	
I <sub>B</sub>	Input Bias Current (POS Pin)	Buffer configuration, V <sub>O</sub> = AV <sub>IN</sub> /2, no load (Note 9)		200	<b>550</b>	nA
V <sub>OUT</sub> Swing		Buffer, R <sub>L</sub> = 2kΩ, V <sub>O</sub> min.		0.001	<b>0.03</b>	V
		Buffer, R <sub>L</sub> = 2kΩ, V <sub>O</sub> max.	<b>7.9</b>	7.97		
AV <sub>IN</sub>	Supply Voltage		<b>4</b>		<b>14</b>	V
I <sub>S+</sub>	Supply Current	Buffer, V <sub>O</sub> = AV <sub>IN</sub> /2, No Load		1.5	<b>7.8</b>	mA
		Buffer, V <sub>O</sub> = AV <sub>IN</sub> /2, No Load (HIOP version)		2.5	<b>9</b>	
I <sub>OUT</sub>	Output Current	Source	<b>90</b>	138	<b>195</b>	mA
		Sink	<b>105</b>	135	<b>175</b>	
		Source (HIOP version)	<b>140</b>	215	<b>270</b>	
		Sink (HIOP version)	<b>175</b>	205	<b>260</b>	
SR	Slew Rate	C <sub>L</sub> = 10pF (Note 10)		50		V/μs
GBW	Gain Bandwidth	-3dB, C <sub>L</sub> = 100pF		3.3		MHz

## Electrical Characteristics

Specifications in standard type face are for T<sub>J</sub> = 25°C and those with **boldface type** apply over the full **Operating Temperature Range** (T<sub>J</sub> = -40°C to +125°C). Unless otherwise specified V<sub>IN</sub> = LV<sub>IN</sub> = 2.5V.

### Gate Pulse Modulation

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 6)	Max (Note 5)	Units
VFLK	VFLK Voltage Levels	Rising edge threshold			<b>1.4</b>	V
		Falling edge threshold	<b>0.4</b>			
VDPM	VDPM Voltage Levels	Rising edge threshold			<b>1.4</b>	V
		Falling edge threshold	<b>0.4</b>			
V <sub>DD(TH)</sub>	V <sub>DD</sub> Threshold	VGHM = 30V	<b>2.8</b>	3	<b>3.3</b>	V
		VGHM = 5V	<b>0.4</b>	0.5	<b>0.7</b>	
I <sub>VFLK</sub>	VFLK Current	VFLK = 1.5V		4.8	<b>11</b>	μA
		VFLK = 0.3V		1.1	<b>2.5</b>	
I <sub>VDPM</sub>	VDPM Current	VDPM = 1.5V		4.8	<b>11</b>	μA
		VDPM = 0.3V		1.1	<b>2.5</b>	
I <sub>VGH</sub>	VGH Bias Current	VGH = 30V, VFLK High		59	<b>300</b>	μA
		VGH = 30V, VFLK Low		11	<b>35.5</b>	

**Gate Pulse Modulation**

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 6)	Max (Note 5)	Units
$R_{VGH-VGHM}$	VGH to VGHM Resistance	20mA Current, VGH = 30V		14	<b>28.5</b>	$\Omega$
$R_{VGHM-RE}$	VGHM to RE Resistance	20mA Current, VGH = VGHM = 30V		27	<b>55</b>	
$R_{VGHM(OFF)}$	VGH Resistance	VDPM is Low, VGHM = 2V		1.2	<b>1.7</b>	$k\Omega$
$I_{CE}$	CE Current	CE = 0V	<b>40</b>	57	<b>71</b>	$\mu A$
$V_{CE(TH)}$	CE Voltage Threshold		<b>1.16</b>	1.22	<b>1.30</b>	V

**Electrical Characteristics**

Specifications in standard type face are for  $T_J = 25^\circ C$  and those with **boldface type** apply over the full **Operating Temperature Range** ( $T_J = -40^\circ C$  to  $+125^\circ C$ ). Unless otherwise specified  $V_{IN} = LV_{IN} = 2.5V$ .

**Low Dropout Linear Regulator (LDO)**

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 6)	Max (Note 5)	Units
$LV_{IN}$	Input Voltage Range		<b>2.5</b>		<b>7</b>	V
$V_{ADJ}$	ADJ Pin Voltage	$LV_{IN} = 3V$ and $7V$	<b>1.197</b>	1.263	<b>1.289</b>	V
$I_{ADJ}$	ADJ Pin Current (Note 9)			28	<b>380</b>	nA
$\%V_{ADJ}/\Delta V_{IN}$	ADJ Voltage Line Regulation	$LV_{IN} = 3V$ to $7V$ , $LDO_{OUT} = 2.8V$ , no load	<b>-2.6</b>	0.032	<b>1.4</b>	%
$\%V_{ADJ}/\Delta I_L$	$LDO_{OUT}$ Load Regulation	$I_{OUT} = 10mA$ to $300mA$ , $LV_{IN} = 3.3V$ , $LDO_{OUT} = 2.8V$	<b>-11.6</b>	2.931	<b>8</b>	%
$I_{QL}$	$LV_{IN}$ Quiescent Current	Device enabled		290	<b>425</b>	$\mu A$
		Device shut down			<b>10.5</b>	
$V_{DO}$	Dropout Voltage	350mA load, $LDO_{OUT} = 2.8V$	<b>218</b>	409	<b>674</b>	mV
$V_{ADJ(LOW)}$	$V_{ADJ}$ Short Circuit Disable Threshold	$LV_{IN} = 3.3V$		0.85	<b>0.9</b>	V

**Note 1:** Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics.

**Note 2:** Under normal operation the  $V_C$  and CE pins may go to voltages above this value. The maximum rating is for the possibility of a voltage being applied to the pin, however the  $V_C$  and CE pins should never have a voltage directly applied to them.

**Note 3:** The maximum allowable power dissipation is a function of the maximum junction temperature,  $T_J(MAX)$ , the junction-to-ambient thermal resistance,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . See the Electrical Characteristics table for the thermal resistance of various layouts. The maximum allowable power dissipation at any ambient temperature is calculated using:  $P_D(MAX) = (T_J(MAX) - T_A)/\theta_{JA}$ . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown.

**Note 4:** The human body model is a 100pF capacitor discharged through a 1.5k $\Omega$  resistor into each pin per JEDEC standard JESD22-A114.

**Note 5:** All limits guaranteed at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are 100% production tested. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

**Note 6:** Typical numbers are at 25 $^\circ C$  and represent the most likely norm.

**Note 7:** Duty cycle affects current limit due to ramp generator.

**Note 8:** Current limit at 0% duty cycle. See TYPICAL PERFORMANCE section for Switch Current Limit vs.  $V_{IN}$ .


**Note 9:** Bias current flows into pin.

**Note 10:** Input signal is overdriven to force the output to swing rail to rail.




# Typical Performance Characteristics

**SHDN Pin Current vs. SHDN Pin Voltage**




20126361

**SS Pin Current vs. Input Voltage**




20126362

**FREQ Pin Current vs. Input Voltage**




20126363

**FB Pin Current vs. Temperature**




20126364

**CE Pin Current vs. Input Voltage**




20126370

**VDPM Pin Current vs. VDPM Pin Voltage**




20126365

VFLK Pin Current vs. VFLK Pin Voltage




20126366

660kHz Switching Quiescent Current vs. Input Voltage




20126387

1.28MHz Switching Quiescent Current vs. Input Voltage




20126367

660kHz Switching Quiescent Current vs. Temperature




20126388

1.28MHz Switching Quiescent Current vs. Temperature




20126368

660kHz Switching Frequency vs. Temperature




20126389

1.28MHz Switching Frequency vs. Temperature




20126369

Switch Current Limit vs. Input Voltage




20126319

Non-Switching Quiescent Current vs. Input Voltage  
GPM Disabled




20126371

Non-Switching Quiescent Current vs. Input Voltage  
GPM Enabled




20126372

Non-Switching Quiescent Current vs. Temperature  
GPM Disabled




20126373


Non-Switching Quiescent Current vs. Temperature  
GPM Enabled



20126374




20126375




20126391

### 1.28MHz Max. Duty Cycle vs. Input Voltage




20126383

### 660kHz Max. Duty Cycle vs. Temperature




20126390

### 1.28MHz Max. Duty Cycle vs. Temperature




20126376

### 1.28MHz Application Efficiency




20126382

1.28MHz Application Efficiency




20126326

VGH Pin Bias Current vs. VGH Pin Voltage




20126377

VGH Pin Bias Current vs. VGH Pin Voltage




20126378

VGH-VGHM PMOS R<sub>DSON</sub> vs. VGH Pin Voltage




20126379

VGHM-RE PMOS R<sub>DSON</sub> vs. VGHM Pin Voltage




20126380

VGHM OFF Resistance vs. Temperature




20126381

**LV<sub>IN</sub> Quiescent Current vs. LV<sub>IN</sub> Voltage**




20126392

**LV<sub>IN</sub> Quiescent Current vs. Temperature**




20126393

**LDO Dropout Voltage vs. Load Current**




20126394

**LDO V<sub>OUT</sub> vs. Load Current**




20126395

**Op-Amp Source Current vs. AV<sub>IN</sub> (Standard Version)**




20126396

**Op-Amp Sink Current vs. AV<sub>IN</sub> (Standard Version)**




20126397

**Op-Amp Quiescent Current vs.  $A_{V_{IN}}$  (Standard Version)**




20126316

**Op-Amp Offset Voltage vs.  $A_{V_{IN}}$  (Standard Version, No Load)**




20126317

**Op-Amp Offset Voltage vs. Load Current (Standard Version)**



20126318


**1.28MHz, 8.5V Application Boost Load Step**



20126351

$V_{OUT} = 8.5V$ ,  $V_{IN} = 3.3V$ ,  $C_{OUT} = 20\mu F$   
 1)  $V_{OUT}$ , 200mV/div, AC  
 3)  $I_{LOAD}$ , 200mA/div, DC  
 $T = 200\mu s/div$


**1.28MHz, 8.5V Application Boost Startup Waveform**



20126352

$V_{OUT} = 8.5V$ ,  $V_{IN} = 3.3V$ ,  $C_{OUT} = 20\mu F$ ,  $R_{LOAD} = 20\Omega$ ,  $C_{SS} = 10nF$   
 1)  $V_{SHDN}$ , 2V/div, DC  
 2)  $V_{OUT}$ , 5V/div, DC  
 3)  $I_{IN}$ , 500mA/div, DC  
 $T = 200\mu s/div$


**1.28MHz, 8.5V Application Boost Startup Waveform**



20126353

$V_{OUT} = 8.5V$ ,  $V_{IN} = 3.3V$ ,  $C_{OUT} = 20\mu F$ ,  $R_{LOAD} = 20\Omega$ ,  $C_{SS} = 100nF$   
 1)  $V_{SHDN}$ , 2V/div, DC  
 2)  $V_{OUT}$ , 5V/div, DC  
 3)  $I_{IN}$ , 500mA/div, DC  
 $T = 1ms/div$


## 1.28MHz, 8.5V Application Boost Startup Waveform



20126354


$V_{OUT} = 8.5V$ ,  $V_{IN} = 3.3V$ ,  $C_{OUT} = 20\mu F$ ,  $R_{LOAD} = 20\Omega$ ,  $C_{SS} = \text{open}$   
 1)  $V_{SHDN}$ , 2V/div, DC  
 2)  $V_{OUT}$ , 5V/div, DC  
 3)  $I_{IN}$ , 1A/div, DC  
 T = 40 $\mu s$ /div

## LDO Load Transient Waveform




20126355

$LDO_{OUT} = 2.5V$ ,  $LV_{IN} = 5V$ ,  $C_{OUT} = 2.2\mu F$   
 2)  $LDO_{OUT}$ , 100mV/div, AC  
 3)  $I_{LOAD}$ , 100mA/div, DC  
 T = 200 $\mu s$ /div

LDO Startup Waveform  
( $LV_{IN}$  Fast Rising Edge)

20126356


$LDO_{OUT} = 2.5V$ ,  $LV_{IN} = 5V$ ,  $C_{OUT} = 2.2\mu F$ ,  $I_{LOAD} = 300mA$   
 1)  $LV_{IN}$ , 5V/div, DC  
 2)  $LDO_{OUT}$ , 1V/div, DC  
 T = 100 $\mu s$ /div

LDO Startup Waveform  
( $LV_{IN}$  Slow Rising Edge)

20126308

$LDO_{OUT} = 2.5V$ ,  $LV_{IN} = 5V$ ,  $C_{OUT} = 2.2\mu F$ ,  $I_{LOAD} = 300mA$   
 1)  $LV_{IN}$ , 5V/div, DC  
 2)  $LDO_{OUT}$ , 1V/div, DC  
 T = 4ms/div


## GPM Transient Waveforms



20126327

$VGH = 20V$ ,  $VDPM = 3.3V$ ,  $C_{VGHM} = 4.7nF$ ,  $R_E = 2.4k\Omega$ ,  $C_E = 33pF$ ,  $R_1 = 13k\Omega$ ,  $VGH = 20V$ ,  $VDPM = 3.3V$ ,  $C_{VGHM} = 4.7nF$ ,  $R_E = 750\Omega$ ,  $C_E = 33pF$ ,  $R_1 = 13k\Omega$ ,  $R_2 = 1.2k\Omega$ , VFLK at 50% duty cycle and 30kHz  
 1) VFLK, 2V/div, DC  
 3) VGHM, 5V/div, DC  
 T = 4 $\mu s$ /div

## GPM Transient Waveforms




20126328

$VGH = 20V$ ,  $VDPM = 3.3V$ ,  $C_{VGHM} = 4.7nF$ ,  $R_E = 750\Omega$ ,  $C_E = 33pF$ ,  $R_1 = 13k\Omega$ ,  $R_2 = 1.2k\Omega$ , VFLK at 50% duty cycle and 64kHz  
 1) VFLK, 2V/div, DC  
 3) VGHM, 5V/div, DC  
 T = 2 $\mu s$ /div




GPM Transient Waveforms



20126398

GPM Transient Waveforms




20126310

VGH = 20V, VDPM = 3.3V, C<sub>VGHM</sub> = 4.7nF, R<sub>E</sub> = 2.4kΩ, C<sub>E</sub> = open, R1 = 13kΩ, VGH = 20V, VDPM = 3.3V, C<sub>VGHM</sub> = 4.7nF, R<sub>E</sub> = 750Ω, C<sub>E</sub> = open, R1 = 13kΩ, R2 = 1.2kΩ, VFLK at 50% duty cycle and 30kHz

1) VFLK, 2V/div, DC  
3) VGHM, 5V/div, DC  
T = 4μs/div

1) VFLK, 2V/div, DC  
3) VGHM, 5V/div, DC  
T = 2μs/div

## Operation



Cycle 1  
(a)

Cycle 2  
(b)

20126302

**FIGURE 1. Simplified Boost Converter Diagram  
(a) First Cycle of Operation (b) Second Cycle Of Operation**

### CONTINUOUS CONDUCTION MODE

The LM3311 contains a current-mode, PWM boost regulator. A boost regulator steps the input voltage up to a higher output voltage. In continuous conduction mode (when the inductor current never reaches zero at steady state), the boost regulator operates in two cycles.

In the first cycle of operation, shown in *Figure 1 (a)*, the transistor is closed and the diode is reverse biased. Energy is collected in the inductor and the load current is supplied by C<sub>OUT</sub>.

The second cycle is shown in *Figure 1 (b)*. During this cycle, the transistor is open and the diode is forward biased. The energy stored in the inductor is transferred to the load and output capacitor.

The ratio of these two cycles determines the output voltage. The output voltage is defined approximately as:

$$V_{OUT} = \frac{V_{IN}}{1-D}, D' = (1-D) = \frac{V_{IN}}{V_{OUT}}$$

where D is the duty cycle of the switch, D and D' will be required for design calculations.

### SETTING THE OUTPUT VOLTAGE (BOOST CONVERTER AND LDO)

The output voltage is set using the feedback pin and a resistor divider connected to the output as shown in the typical operating circuit. The feedback pin voltage is 1.263V for both the

boost regulator and the LDO, so the ratio of the feedback resistors sets the output voltage according to the following equations:

$$R_{FB1} = R_{FB2} \times \frac{V_{OUT} - 1.263}{1.263} \Omega \text{ (Boost)}$$

$$R_{ADJ1} = R_{ADJ2} \times \frac{\text{LDO out} - 1.263}{1.263} \Omega \text{ (LDO)}$$

### SOFT-START CAPACITOR

The LM3311 has a soft-start pin that can be used to limit the inductor inrush current on start-up. The external SS pin is used to tailor the soft-start for a specific application (see the *Linear Regulator (LDO)* section for the minimum value of  $C_{SS}$ ). When used, a current source charges the external soft-start capacitor  $C_{SS}$  until it reaches its typical clamp voltage,  $V_{SS}$ . The soft-start time can be estimated as:

$$T_{SS} = C_{SS} \cdot V_{SS} / I_{SS}$$

### THERMAL SHUTDOWN

The LM3311 includes thermal shutdown. If the die temperature reaches 145°C the device will shut down until it cools to a safe temperature at which point the device will resume operation. If the adverse condition that is heating the device is not removed (ambient temperature too high, short circuit conditions, etc...) the device will continue to cycle on and off to keep the die temperature below 145°C. The thermal shutdown has approximately 20°C of hysteresis. When in thermal shutdown the boost regulator, LDO, Op-Amp, and GPM blocks will all be disabled.

### INPUT UNDER-VOLTAGE PROTECTION

The LM3311 includes input under-voltage protection (UVP). The purpose of the UVP is to protect the device both during start-up and during normal operation from trying to operate with insufficient input voltage. During start-up using a ramping input voltage the UVP circuitry ensures that the device does not begin switching until the input voltage reaches the UVP On threshold. If the input voltage is present and the shutdown pin is pulled high the UVP circuitry will prevent the device from switching if the input voltage present is lower than the UVP On threshold. During normal operation the UVP circuitry will disable the device if the input voltage falls below the UVP Off threshold for any reason. In this case the device will not turn back on until the UVP On threshold voltage is exceeded.

### LINEAR REGULATOR (LDO)

The LM3311 includes a Low Dropout Linear Regulator. The LDO is designed to operate with ceramic input and output capacitors with values as low as 2.2µF. The efficiency of the LDO is approximately the output voltage divided by the input voltage. When using higher input voltages special care should be taken to not dissipate too much power and cause excessive heating of the die. The power dissipated in the LDO section is approximately:

$$P_{D(LDO)} = (V_{IN} - V_{OUT}) \cdot I_{OUT}$$

The LDO has an output undervoltage lockout feature. This feature is to ensure the LDO will shut itself down in the event of an output overload or short condition. When the output is overloaded the output voltage will fall causing the ADJ voltage to fall. When the ADJ voltage falls to  $V_{ADJ(LOW)}$  the LDO will shut off. In this event the SHDN pin or the input UVP must be cycled to turn the LDO back on.

The LDO output undervoltage lockout is controlled by the SS voltage. The LDO startup time must be less than the following:

$$T_S = C_{SS} \cdot 0.5V / I_{SS}$$

When SS is less than 0.5V the output undervoltage lockout is disabled and allows the LDO to start up. When SS is greater than 0.5V the undervoltage lockout is active. If the LDO feedback voltage is not greater than  $V_{ADJ(LOW)}$  when SS reaches 0.5V the LDO may enter an undervoltage lockout condition. In most cases  $C_{SS} = 10nF$  or greater is sufficient. If a supply other than that used to power  $V_{IN}$  is used to power  $LV_{IN}$  care must be taken to apply the input voltage to  $LV_{IN}$  prior to applying voltage to  $V_{IN}$ .

### OPERATIONAL AMPLIFIER

#### Compensation:

The architecture used for the amplifier in the LM3311 requires external compensation on the output. Depending on the equivalent resistive and capacitive distributed load of the TFT-LCD panel, external components at the amplifier outputs may or may not be necessary. If the capacitance presented by the load is equal to or greater than an equivalent distributive load of 50Ω in series with 4.7nF no external components are needed as the TFT-LCD panel will act as compensation itself. Distributed resistive and capacitive loads enhance stability and increase performance of the amplifiers. If the capacitance and resistance presented by the load is less than 50Ω in series with 4.7nF, external components will be required as the load itself will not ensure stability. No external compensation in this case will lead to oscillation of the amplifier and an increase in power consumption. A good choice for compensation in this case is to add a 50Ω in series with a 4.7nF capacitor from the output of the amplifier to ground. This allows for driving zero to infinite capacitance loads with no oscillations, minimal overshoot, and a higher slew rate than using a single large capacitor. The high phase margin created by the external compensation will guarantee stability and good performance for all conditions.

#### Layout and Filtering considerations:

When the power supply for the amplifier ( $AV_{IN}$ ) is connected to the output of the switching regulator, the output ripple of the regulator will produce ripple at the output of the amplifiers. This can be minimized by directly bypassing the  $AV_{IN}$  pin to ground with a low ESR ceramic capacitor. For best noise reduction a resistor on the order of 5Ω to 20Ω from the supply being used to the  $AV_{IN}$  pin will create an RC filter and give you a cleaner supply to the amplifier. The bypass capacitor should be placed as close to the  $AV_{IN}$  pin as possible and connected directly to the AGND plane.

For best noise immunity all bias and feedback resistors should be in the low kΩ range due to the high input impedance of the amplifier. It is good practice to use a small capacitance at the high impedance input terminals as well to reduce noise susceptibility. All resistors and capacitors should be placed as close to the input pins as possible.

Special care should also be taken in routing of the PCB traces. All traces should be as short and direct as possible. The output pin trace must never be routed near any trace going to the positive input. If this happens cross talk from the output trace to the positive input trace will cause the circuit to oscillate.

The op-amp is not a three terminal device it has 5 terminals: positive voltage power pin, AGND, positive input, negative input, and the output. The op-amp "routes" current from the power pin and AGND to the output pin. So in effect an opamp has not two inputs but four, all of which must be kept noise free relative to the external circuits which are being driven by

the op-amp. The current from the power pins goes through the output pin and into the load and feedback loop. The current exiting the load and feedback loops then must have a return path back to the op-amp power supply pins. Ideally this return path must follow the same path as the output pin trace to the load. Any deviation that makes the loop area larger between the output current path and the return current path adds to the probability of noise pick up.

### GATE PULSE MODULATION

The Gate Pulse Modulation (GPM) block is designed to provide a modulated voltage to the gate driver circuitry of a TFT LCD display. Operation is best understood by referring to the GPM block diagram in the *Block Diagrams* section, the drawing in *Figure 2* and the transient waveforms in *Figure 3* and *Figure 4*.

There are two control signals in the GPM block, VDPM and VFLK. VDPM is the enable pin for the GPM block. If VDPM is

high, the GPM block is active and will respond to the VFLK drive signal from the timing controller. However, if VDPM is low, the GPM block will be disabled and both PMOS switches P2 and P3 will be turned off. The VGHM node will be discharged through a 1kΩ resistor and the NMOS switch N2.

When VDPM is high, typical waveforms for the GPM block can be seen in *Figure 2*. The pin VGH is typically driven by a 2x or 3x charge pump. In most cases, the 2x or 3x charge pump is a discrete solution driven from the SW pin and the output of the boost switching regulator. When VFLK is high, the PMOS switch P2 is turned on and the PMOS switch P3 is turned off. With P2 on, the VGHM pin is pulled to the same voltage applied to the VGH pin. This provides a high gate drive voltage,  $V_{GHM\_MAX}$ , and can source current to the gate drive circuitry. When VFLK is high, NMOS switch N3 is on which discharges the capacitor CE.




FIGURE 2.

When VFLK is low, the NMOS switch N3 is turned off which allows current to charge the  $C_E$  capacitor. This creates a delay,  $t_{DELAY}$ , given by the following equations:

$$t_{DELAY} \approx 1.265V(C_E + 15pF)/I_{CE}$$

When the voltage on CE reaches about 1.265V and the VFLK signal is low, the PMOS switch P2 will turn off and the PMOS switch P3 will turn on connecting resistor R3 to the VGHM pin through P3. This will discharge the voltage at VGHM at some rate determined by R3 creating a slope,  $M_R$ , as shown in *Figure 2*. The VGHM pin is no longer a current source, it is now sinking current from the gate drive circuitry.

As VGHM is discharged through R3, the comparator connected to the pin  $V_{DD}$  monitors the VGHM voltage. PMOS switch P3 will turn off when the following is true:


$$V_{GHM\_MIN} \approx 10V_X R2 / (R1 + R2)$$

where  $V_X$  is some voltage connected to the resistor divider on pin  $V_{DD}$ .  $V_X$  is typically connected to the output of the boost switching regulator. When PMOS switch P3 turns off, VGHM will be high impedance until the VFLK pin is high again.

*Figure 3* and *Figure 4* give typical transient waveforms for the GPM block. Waveform (1) is the VGHM pin, (2) is the VFLK and (3) is the VDPM. The output of the boost switching regulator is operating at 8.5V and there is a 3x discrete charge pump (~23.5V) supplying the VGH pin. In *Figure 3* and *Figure*


4, the VGHM pin is driving a purely capacitive load, 4.7nF. The value of resistor R1 is 15k $\Omega$ , R2 is 1.1k $\Omega$  and R3 is 750 $\Omega$ . In both transient plots, there is no  $C_E$  delay capacitor.

In the GPM block diagram, a signal called "Reset" is shown. This signal is generated from the  $V_{IN}$  under-voltage lockout, thermal shutdown, or the  $\overline{SHDN}$  pin. If the  $V_{IN}$  supply voltage drops below 2.3V, typically, then the GPM block will be disabled and the VGHM pin will discharge through NMOS switch N2 and the 1k $\Omega$  resistor. This applies also if the junction temperature of the device exceeds 145 $^{\circ}$ C or if the  $\overline{SHDN}$  signal is low. As shown in the block diagram, both VDPM and VFLK have internal 350k $\Omega$  pull down resistors. This puts both VDPM and VFLK in normally "off" states. Typical VDPM and VFLK pin currents can be found in the *Typical Performance Characteristics* section.



20126385

FIGURE 3.



20126386

FIGURE 4.

## INTRODUCTION TO COMPENSATION (BOOST CONVERTER)




FIGURE 5. (a) Inductor current. (b) Diode current.

20126305

The LM3311 is a current mode PWM boost converter. The signal flow of this control scheme has two feedback loops, one that senses switch current and one that senses output voltage.

To keep a current programmed control converter stable above duty cycles of 50%, the inductor must meet certain criteria. The inductor, along with input and output voltage, will determine the slope of the current through the inductor (see Figure 5 (a)). If the slope of the inductor current is too great, the circuit will be unstable above duty cycles of 50%. A 10 $\mu$ H inductor is recommended for most 660 kHz applications, while a 4.7 $\mu$ H inductor may be used for most 1.28 MHz applications. If the duty cycle is approaching the maximum of 85%, it may be necessary to increase the inductance by as much as 2X. See *Inductor and Diode Selection* for more detailed inductor sizing.

The LM3311 provides a compensation pin ( $V_C$ ) to customize the voltage loop feedback. It is recommended that a series

combination of  $R_C$  and  $C_C$  be used for the compensation network, as shown in the typical application circuit. For any given application, there exists a unique combination of  $R_C$  and  $C_C$  that will optimize the performance of the LM3311 circuit in terms of its transient response. The series combination of  $R_C$  and  $C_C$  introduces a pole-zero pair according to the following equations:

$$f_{zc} = \frac{1}{2\pi R_C C_C} \text{ Hz}$$

$$f_{pc} = \frac{1}{2\pi(R_C + R_O)C_C} \text{ Hz}$$

where  $R_O$  is the output impedance of the error amplifier, approximately 900k $\Omega$ . For most applications, performance can

be optimized by choosing values within the range  $5k\Omega \leq R_C \leq 100k\Omega$  ( $R_C$  can be higher values if  $C_{C2}$  is used, see *High Output Capacitor ESR Compensation*) and  $68pF \leq C_C \leq 4.7nF$ . Refer to the *Applications Information* section for recommended values for specific circuits and conditions. Refer to the *Compensation* section for other design requirement.

### COMPENSATION

This section will present a general design procedure to help insure a stable and operational circuit. The designs in this datasheet are optimized for particular requirements. If different conversions are required, some of the components may need to be changed to ensure stability. Below is a set of general guidelines in designing a stable circuit for continuous conduction operation, in most all cases this will provide for stability during discontinuous operation as well. The power components and their effects will be determined first, then the compensation components will be chosen to produce stability.

### INDUCTOR AND DIODE SELECTION

Although the inductor sizes mentioned earlier are fine for most applications, a more exact value can be calculated. To ensure stability at duty cycles above 50%, the inductor must have some minimum value determined by the minimum input voltage and the maximum output voltage. This equation is:

$$L > \frac{V_{IN} R_{DS(ON)}}{0.144 f_s} \left[ \frac{D}{D'} - 1 \right] \text{ (in H)}$$

where  $f_s$  is the switching frequency,  $D$  is the duty cycle, and  $R_{DS(ON)}$  is the ON resistance of the internal power switch. This equation is only good for duty cycles greater than 50% ( $D > 0.5$ ), for duty cycles less than 50% the recommended values may be used. The value given by this equation is the inductance necessary to suppress sub-harmonic oscillations. In some cases the value given by this equation may be too small for a given application. In this case the average inductor current and the inductor current ripple must be considered.

The corresponding inductor current ripple, average inductor current, and peak inductor current as shown in *Figure 5 (a)* is given by:

$$\Delta i_L = \frac{V_{IN} D}{2L f_s} \text{ (in Amps)}$$

$$i_{L(AVE)} \approx \frac{I_{OUT}}{\eta D'}$$

$$i_{L(PEAK)} \approx i_{L(AVE)} + \Delta i_L$$

Continuous conduction mode occurs when  $\Delta i_L$  is less than the average inductor current and discontinuous conduction mode occurs when  $\Delta i_L$  is greater than the average inductor current. Care must be taken to make sure that the switch will not reach its current limit during normal operation. The inductor must also be sized accordingly. It should have a saturation current rating higher than the peak inductor current expected. The output voltage ripple is also affected by the total ripple current. The output diode for a boost regulator must be chosen correctly depending on the output voltage and the output current. The typical current waveform for the diode in continuous conduction mode is shown in *Figure 5 (b)*. The diode must be

rated for a reverse voltage equal to or greater than the output voltage used. The average current rating must be greater than the maximum load current expected, and the peak current rating must be greater than the peak inductor current. During short circuit testing, or if short circuit conditions are possible in the application, the diode current rating must exceed the switch current limit. Using Schottky diodes with lower forward voltage drop will decrease power dissipation and increase efficiency.

### DC GAIN AND OPEN-LOOP GAIN

Since the control stage of the converter forms a complete feedback loop with the power components, it forms a closed-loop system that must be stabilized to avoid positive feedback and instability. A value for open-loop DC gain will be required, from which you can calculate, or place, poles and zeros to determine the crossover frequency and the phase margin. A high phase margin (greater than  $45^\circ$ ) is desired for the best stability and transient response. For the purpose of stabilizing the LM3311, choosing a crossover point well below where the right half plane zero is located will ensure sufficient phase margin.

To ensure a bandwidth of  $\frac{1}{2}$  or less of the frequency of the RHP zero, calculate the open-loop DC gain,  $A_{DC}$ . After this value is known, you can calculate the crossover frequency by placing a  $-20\text{dB/decade}$  slope at each pole, and a  $+20\text{dB/decade}$  slope for each zero. The point at which the gain plot crosses unity gain, or  $0\text{dB}$ , is the crossover frequency. If the crossover frequency is less than  $\frac{1}{2}$  the RHP zero, the phase margin should be high enough for stability. The phase margin can also be improved by adding  $C_{C2}$  as discussed later in this section. The equation for  $A_{DC}$  is given below with additional equations required for the calculation:

$$A_{DC(\text{dB})} = 20 \log_{10} \left( \left( \frac{R_{FB2}}{R_{FB1} + R_{FB2}} \right) \frac{g_m R_O D'}{R_{DS(ON)}} \left\{ \left( \omega_c L_{\text{eff}} \right) / R_L \right\} \right) \text{ (in dB)}$$

$$\omega_c \cong \frac{2f_s}{nD'} \text{ (in rad/s)}$$

$$L_{\text{eff}} = \frac{L}{(D')^2}$$

$$n = 1 + \frac{2m_c}{m_1} \text{ (no unit)}$$

$$m_c \cong 0.072f_s \text{ (in V/s)}$$

$$m_1 \cong \frac{V_{IN} R_{DS(ON)}}{L} \text{ (in V/s)}$$

where  $R_L$  is the minimum load resistance,  $V_{IN}$  is the minimum input voltage,  $g_m$  is the error amplifier transconductance found in the *Electrical Characteristics* table, and  $R_{DS(ON)}$  is the value chosen from the graph "NMOS  $R_{DS(ON)}$  vs. Input Voltage" in the *Typical Performance Characteristics* section.

### INPUT AND OUTPUT CAPACITOR SELECTION

The switching action of a boost regulator causes a triangular voltage waveform at the input. A capacitor is required to reduce the input ripple and noise for proper operation of the regulator. The size used is dependant on the application and board layout. If the regulator will be loaded uniformly, with very little load changes, and at lower current outputs, the input

capacitor size can often be reduced. The size can also be reduced if the input of the regulator is very close to the source output. The size will generally need to be larger for applications where the regulator is supplying nearly the maximum rated output or if large load steps are expected. A minimum value of 10µF should be used for the less stressful conditions while a 22µF to 47µF capacitor may be required for higher power and dynamic loads. Larger values and/or lower ESR may be needed if the application requires very low ripple on the input source voltage.

The choice of output capacitors is also somewhat arbitrary and depends on the design requirements for output voltage ripple. It is recommended that low ESR (Equivalent Series Resistance, denoted  $R_{ESR}$ ) capacitors be used such as ceramic, polymer electrolytic, or low ESR tantalum. Higher ESR capacitors may be used but will require more compensation which will be explained later on in the section. The ESR is also important because it determines the peak to peak output voltage ripple according to the approximate equation:

$$\Delta V_{OUT} \cong 2\Delta I_L R_{ESR} \text{ (in Volts)}$$

A minimum value of 10µF is recommended and may be increased to a larger value. After choosing the output capacitor you can determine a pole-zero pair introduced into the control loop by the following equations:

$$f_{P1} = \frac{1}{2\pi(R_{ESR} + R_L)C_{OUT}} \text{ (in Hz)}$$

$$f_{Z1} = \frac{1}{2\pi R_{ESR} C_{OUT}} \text{ (in Hz)}$$

Where  $R_L$  is the minimum load resistance corresponding to the maximum load current. The zero created by the ESR of the output capacitor is generally very high frequency if the ESR is small. If low ESR capacitors are used it can be neglected. If higher ESR capacitors are used see the *High Output Capacitor ESR Compensation* section. Some suitable capacitor vendors include Vishay, Taiyo-Yuden, and TDK.

### RIGHT HALF PLANE ZERO

A current mode control boost regulator has an inherent right half plane zero (RHP zero). This zero has the effect of a zero in the gain plot, causing an imposed +20dB/decade on the rolloff, but has the effect of a pole in the phase, subtracting another 90° in the phase plot. This can cause undesirable effects if the control loop is influenced by this zero. To ensure the RHP zero does not cause instability issues, the control loop should be designed to have a bandwidth of less than ½ the frequency of the RHP zero. This zero occurs at a frequency of:

$$RHP_{zero} = \frac{V_{OUT}(D')^2}{2\pi I_{LOAD} L} \text{ (in Hz)}$$

where  $I_{LOAD}$  is the maximum load current.

### SELECTING THE COMPENSATION COMPONENTS

The first step in selecting the compensation components  $R_C$  and  $C_C$  is to set a dominant low frequency pole in the control loop. Simply choose values for  $R_C$  and  $C_C$  within the ranges given in the *Introduction to Compensation* section to set this pole in the area of 10Hz to 500Hz. The frequency of the pole created is determined by the equation:

$$f_{PC} = \frac{1}{2\pi(R_C + R_O)C_C} \text{ (in Hz)}$$

where  $R_O$  is the output impedance of the error amplifier, approximately 900kΩ. Since  $R_C$  is generally much less than  $R_O$ , it does not have much effect on the above equation and can be neglected until a value is chosen to set the zero  $f_{ZC}$ .  $f_{ZC}$  is created to cancel out the pole created by the output capacitor,  $f_{P1}$ . The output capacitor pole will shift with different load currents as shown by the equation, so setting the zero is not exact. Determine the range of  $f_{P1}$  over the expected loads and then set the zero  $f_{ZC}$  to a point approximately in the middle. The frequency of this zero is determined by:

$$f_{ZC} = \frac{1}{2\pi C_C R_C} \text{ (in Hz)}$$

Now  $R_C$  can be chosen with the selected value for  $C_C$ . Check to make sure that the pole  $f_{PC}$  is still in the 10Hz to 500Hz range, change each value slightly if needed to ensure both component values are in the recommended range.

### HIGH OUTPUT CAPACITOR ESR COMPENSATION

When using an output capacitor with a high ESR value, or just to improve the overall phase margin of the control loop, another pole may be introduced to cancel the zero created by the ESR. This is accomplished by adding another capacitor,  $C_{C2}$ , directly from the compensation pin  $V_C$  to ground, in parallel with the series combination of  $R_C$  and  $C_C$ . The pole should be placed at the same frequency as  $f_{Z1}$ , the ESR zero. The equation for this pole follows:

$$f_{PC2} = \frac{1}{2\pi C_{C2}(R_C // R_O)} \text{ (in Hz)}$$

To ensure this equation is valid, and that  $C_{C2}$  can be used without negatively impacting the effects of  $R_C$  and  $C_C$ ,  $f_{PC2}$  must be greater than  $10f_{ZC}$ .

### CHECKING THE DESIGN

With all the poles and zeros calculated the crossover frequency can be checked as described in the section *DC Gain and Open-loop Gain*. The compensation values can be changed a little more to optimize performance if desired. This is best done in the lab on a bench, checking the load step response with different values until the ringing and overshoot on the output voltage at the edge of the load steps is minimal. This should produce a stable, high performance circuit. For improved transient response, higher values of  $R_C$  should be chosen. This will improve the overall bandwidth which makes the regulator respond more quickly to transients. If more detail is required, or the most optimum performance is desired, refer to a more in depth discussion of compensating current mode DC/DC switching regulators.

### POWER DISSIPATION

The output power of the LM3311 is limited by its maximum power dissipation. The maximum power dissipation is determined by the formula

$$P_D = (T_{jmax} - T_A)/\theta_{JA}$$

where  $T_{jmax}$  is the maximum specified junction temperature (125°C),  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the thermal resistance of the package.

### LAYOUT CONSIDERATIONS

The input bypass capacitor  $C_{IN}$ , as shown in the typical operating circuit, must be placed close to the IC. This will reduce copper trace resistance which effects input voltage ripple of the IC. For additional input voltage filtering, a 100nF bypass capacitor can be placed in parallel with  $C_{IN}$ , close to the  $V_{IN}$  pin, to shunt any high frequency noise to ground. The output capacitor,  $C_{OUT}$ , should also be placed close to the IC. Any copper trace connections for the  $C_{OUT}$  capacitor can increase the series resistance, which directly effects output voltage ripple. The feedback network, resistors  $R_{FB1}$  and  $R_{FB2}$ , should be kept close to the FB pin, and away from the inductor, to minimize copper trace connections that can inject noise into the system.  $R_E$  and  $C_E$  should also be close to the RE and CE pins to minimize noise in the GPM circuitry. Trace connections made to the inductor and schottky diode should be

minimized to reduce power dissipation and increase overall efficiency. For more detail on switching power supply layout considerations see Application Note AN-1149: *Layout Guidelines for Switching Power Supplies*.


The input capacitor, output capacitor, and feedback resistors for the LDO should be placed as close to the device as possible to minimize noise and increase stability. Keep the feedback traces short and connect  $R_{ADJ2}$  directly to AGND close to the device.

For Op-Amp layout please refer to the *Operational Amplifier* section.

*Figure 6, Figure 7, and Figure 8* in the Application Information section following show the schematic and an example of a good layout as used in the LM3310/11 evaluation board.




# Application Information




20126323

FIGURE 6. Evaluation Board Schematic




20126324

FIGURE 7. Evaluation Board Layout (top layer)




20126325

**FIGURE 8. Evaluation Board Layout (bottom layer)**



20126329

FIGURE 9. Li-Ion to 8V, 1.28MHz Application



20126330

FIGURE 10. 5V to 10.5V, 1.28MHz Application

## Some Recommended Inductors (Others May Be Used)

Manufacturer	Inductor	Contact Information
Coilcraft	DO3316 and DT3316 series	www.coilcraft.com 800-3222645
TDK	SLF10145 series	www.component.tdk.com 847-803-6100
Pulse	P0751 and P0762 series	www.pulseeng.com
Sumida	CDRH8D28 and CDRH8D43 series	www.sumida.com

## Some Recommended Input And Output Capacitors (Others May Be Used)

Manufacturer	Capacitor	Contact Information
Vishay Sprague	293D, 592D, and 595D series tantalum	www.vishay.com 407-324-4140
Taiyo Yuden	High capacitance MLCC ceramic	www.t-yuden.com 408-573-4150
Cornell Dubilier	ESRD series Polymer Aluminum Electrolytic SPV and AFK series V-chip series	www.cde.com
Panasonic	High capacitance MLCC ceramic EEJ-L series tantalum	www.panasonic.com



# Notes

LM3311

## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	<a href="http://www.national.com/amplifiers">www.national.com/amplifiers</a>	WEBENCH	<a href="http://www.national.com/webench">www.national.com/webench</a>
Audio	<a href="http://www.national.com/audio">www.national.com/audio</a>	Analog University	<a href="http://www.national.com/AU">www.national.com/AU</a>
Clock Conditioners	<a href="http://www.national.com/timing">www.national.com/timing</a>	App Notes	<a href="http://www.national.com/appnotes">www.national.com/appnotes</a>
Data Converters	<a href="http://www.national.com/adc">www.national.com/adc</a>	Distributors	<a href="http://www.national.com/contacts">www.national.com/contacts</a>
Displays	<a href="http://www.national.com/displays">www.national.com/displays</a>	Green Compliance	<a href="http://www.national.com/quality/green">www.national.com/quality/green</a>
Ethernet	<a href="http://www.national.com/ethernet">www.national.com/ethernet</a>	Packaging	<a href="http://www.national.com/packaging">www.national.com/packaging</a>
Interface	<a href="http://www.national.com/interface">www.national.com/interface</a>	Quality and Reliability	<a href="http://www.national.com/quality">www.national.com/quality</a>
LVDS	<a href="http://www.national.com/lvds">www.national.com/lvds</a>	Reference Designs	<a href="http://www.national.com/refdesigns">www.national.com/refdesigns</a>
Power Management	<a href="http://www.national.com/power">www.national.com/power</a>	Feedback	<a href="http://www.national.com/feedback">www.national.com/feedback</a>
Switching Regulators	<a href="http://www.national.com/switchers">www.national.com/switchers</a>		
LDOs	<a href="http://www.national.com/ldo">www.national.com/ldo</a>		
LED Lighting	<a href="http://www.national.com/led">www.national.com/led</a>		
PowerWise	<a href="http://www.national.com/powerwise">www.national.com/powerwise</a>		
Serial Digital Interface (SDI)	<a href="http://www.national.com/sdi">www.national.com/sdi</a>		
Temperature Sensors	<a href="http://www.national.com/tempsensors">www.national.com/tempsensors</a>		
Wireless (PLL/VCO)	<a href="http://www.national.com/wireless">www.national.com/wireless</a>		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

### LIFE SUPPORT POLICY

**NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION.** As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at [www.national.com](http://www.national.com)



**National Semiconductor  
Americas Customer  
Support Center**  
Email:  
[new.feedback@nsc.com](mailto:new.feedback@nsc.com)  
Tel: 1-800-272-9959

**National Semiconductor Europe  
Customer Support Center**  
Fax: +49 (0) 180-530-85-86  
Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)  
Deutsch Tel: +49 (0) 69 9508 6208  
English Tel: +49 (0) 870 24 0 2171  
Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor Asia  
Pacific Customer Support Center**  
Email: [ap.support@nsc.com](mailto:ap.support@nsc.com)

**National Semiconductor Japan  
Customer Support Center**  
Fax: 81-3-5639-7507  
Email: [jpn.feedback@nsc.com](mailto:jpn.feedback@nsc.com)  
Tel: 81-3-5639-7560